

# **Computer Science CSCI 355**

## **Digital Logic and Computer Organization**

*Dr. Peter Walsh*

*Department of Computer Science*

*Vancouver Island University*

*peter.walsh@viu.ca*

## Hardware Description Languages (HDLs)


- Advantages

- facilitate faster design
- support design verification
- used in simulation and synthesis

- Popular HDLs

- Verilog (C like syntax)
- VHDL (Pascal/Ada like syntax)
- CSCI 355 will use Icarus Verilog

# Verilog Simulation



## Verilog Overview

### ○ Terminology

- a *module* describes a hardware component
- a *design* is described as a hierarchy of other modules
- the top level module is the complete design (referred to as the CUT)
- other modules are the design's components
- components are interconnected using *ports*
- systematic design testing is achieved using a *testbench*

## Verilog Abstraction Levels

- Behavioural

- system of concurrent components
- describes behaviour only without regard to to implementation or structure
- typically non-synthesisable

- Dataflow


- characterized by register transfer or assignment

- Structural


- component instantiation and inter-connection

# Verilog Adder/Subtracter

## ○ Logic Gate Review



And



Or



Xor

x	y	$x \cdot y$
0	0	0
0	1	0
1	0	0
1	1	1

x	y	$x+y$
0	0	0
0	1	1
1	0	1
1	1	1


x	y	$x \oplus y$
0	0	0
0	1	1
1	0	1
1	1	0

## Verilog Adder/Subtractor cont.

- Half Adder (HA)

- combinational circuit to add two binary digits (bits)


X	Y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



## Verilog Adder/Subtractor cont.


- Full Adder (FA)

- combinational circuit to add three binary digits (bits)



## Verilog Adder/Subtracter cont.

- Ripple Cary Adder
  - combinational circuit to add 2 four bit numbers



## Verilog Adder/Subtractor cont.

- Ripple Cary Adder/Subtractor
  - combinational circuit to add/sub 2 two bit numbers using 2's complement arithmetic

